library verilog;
use verilog.vl_types.all;
entity fre_div_021 is
    port(
        CLK_1HZ_021     : out    vl_logic;
        E_021           : in     vl_logic
    );
end fre_div_021;
